Code
Hub
Workspaces
Following
Trending
Connect
MCP
copy
Create free account
hub
/
github.com/ben-j-c/verilog2factorio
/ functions
Functions
739 in github.com/ben-j-c/verilog2factorio
⨍
Functions
739
◇
Types & classes
156
Function
adffe_program_mem_cell
()
src/tests/logical_design_tests.rs:1522
Function
adjacency_to_edges_global_edges
( partition_global_connectivity: &Vec<Vec<Vec<(i32, usize, usize)>>>, local_to_global: &Vec<Vec<usize>>, )
src/phy/design.rs:2965
Function
all
()
tests/test_designs.rs:7
Function
alu_example
()
examples/alu_example.rs:6
Method
apply
(des: &mut CheckedDesign, mapped_design: &MappedDesign)
src/checked_design/checked_design_optimizations.rs:12
Function
arith_expr
()
src/tests/logical_design_tests.rs:1855
Function
arith_stress_test
()
src/tests/logical_design_tests.rs:1879
Method
assert_is_wire_sum
(&self, id: NodeId)
src/logical_design.rs:3796
Function
basics_example
()
examples/basics_example.rs:7
Method
build_from
Automatically build from a [`CheckedDesign`]
src/logical_design.rs:675
Method
build_from
(&mut self, _mapped_design: &MappedDesign)
src/checked_design.rs:1107
Function
byte_select
()
src/tests/logical_design_tests.rs:1236
Method
calculate_electrostatic_force
(&self)
src/phy/placement2.rs:225
Function
coarsen_0
()
src/connected_design.rs:532
Function
coarsen_1_bit
()
src/connected_design.rs:547
Function
coarsen_complex
()
src/connected_design.rs:623
Function
coarsen_no_shift
()
src/connected_design.rs:576
Function
comb_pair
()
src/phy/design.rs:3190
Method
compare_vcd_val_to_i32
(actual: i32, expected: &Option<Vec<Value>>)
src/sim.rs:1352
Method
compute_cost
(&self, connections: &Vec<(usize, usize)>)
src/phy/placement2.rs:151
Method
compute_networks
(logd: &LogicalDesign)
src/phy/design.rs:141
Method
connect
Connect the red wires from `out_node` to `in_node`. e.g., if `out_node` is an arithmetic combinator and `in_node` is a red wire, then the red terminal
src/logical_design.rs:742
Method
connect
( &mut self, from: &egui_snarl::OutPin, to: &egui_snarl::InPin, snarl: &mut egui_snarl::Snarl<Node>,
src/gui.rs:577
Function
constant_through_nop
()
src/tests/sim_tests.rs:84
Function
construct_bidirectional_join
( lhs: &[S1], rhs: &[S2], )
src/util.rs:23
Function
crack_in_two_method
( rng: &mut StdRng, _curr: &Placement, new: &mut Placement, _connections_per_node: &Vec<Vec<usize>>, side
src/phy/placement.rs:156
Function
csr
()
src/phy/partition.rs:299
Function
csr2
()
src/phy/partition.rs:308
Function
decider_each1
()
src/tests/sim_tests.rs:311
Function
decider_each2
()
src/tests/sim_tests.rs:360
Function
decider_simple
()
src/tests/sim_tests.rs:152
Function
decider_simple2
()
src/tests/sim_tests.rs:185
Function
decider_simple3
()
src/tests/sim_tests.rs:219
Function
decider_simple4
()
src/tests/sim_tests.rs:264
Method
default
()
src/svg.rs:76
Method
default
()
src/logical_design.rs:430
Method
default
()
src/sim.rs:74
Method
default
()
src/gui.rs:33
Method
default
()
src/checked_design.rs:352
Method
default
()
src/phy/config.rs:134
Method
default
()
src/phy/design.rs:37
Method
default
()
src/logical_design/arithmetic_parser.rs:24
Method
default
()
src/logical_design/decider_parser.rs:205
Function
delay_correctness
()
src/tests/sim_tests.rs:20
Function
demux
()
src/tests/logical_design_tests.rs:1354
Function
dense_memory_n_mcmc
()
src/phy/design.rs:3145
Method
deserialize
(deserializer: D)
src/mapped_design.rs:656
Function
design1
()
src/connected_design.rs:780
Function
design_balancer
()
src/tests/checked_design_tests.rs:81
Function
design_complex_expr
()
src/tests/checked_design_tests.rs:63
Function
design_simple_lut
()
src/tests/checked_design_tests.rs:135
Function
design_simple_lut_alterante
()
src/tests/checked_design_tests.rs:153
Function
design_single_dff
()
src/tests/checked_design_tests.rs:99
Function
design_swizzle_bits
()
src/tests/checked_design_tests.rs:117
Function
design_test1
()
src/mapped_design.rs:1269
Function
design_test1
()
src/tests/checked_design_tests.rs:9
Function
design_test2
()
src/tests/checked_design_tests.rs:27
Function
design_test3
()
src/tests/checked_design_tests.rs:45
Function
dff
()
src/tests/logical_design_tests.rs:290
Method
disconnect
( &mut self, from: &egui_snarl::OutPin, to: &egui_snarl::InPin, snarl: &mut egui_snarl::Snarl<Node>,
src/gui.rs:630
Method
distribute_conj
(&self, term: &DeciderConj)
src/logical_design/decider_parser.rs:98
Method
draw_placement
( &self, connections: &Vec<(usize, usize)>, filename: &str, )
src/phy/placement2.rs:375
Function
dump_phy_cfg
()
src/phy.rs:20
Method
eq
(&self, other: &SignalTable)
src/lua.rs:58
Method
eq
(&self, other: &Self)
src/sim.rs:1629
Method
eq
(&self, other: &Self)
src/phy/route.rs:20
Method
execute_arith_op
(left: i32, op: ArithmeticOperator, right: i32)
src/sim.rs:524
Method
execute_decider_op
(left: i32, op: DeciderOperator, right: i32)
src/sim/decider_model.rs:12
Method
expecting
(&self, formatter: &mut std::fmt::Formatter)
src/mapped_design.rs:664
Method
extend
(&mut self, other: LogicalDesign, port_prefix: &str)
src/logical_design.rs:4435
Method
extend_dim0
(&mut self, extension: usize)
src/ndarr.rs:60
Method
fmt
(&self, f: &mut std::fmt::Formatter<'_>)
src/logical_design.rs:647
Method
fmt
(&self, f: &mut std::fmt::Formatter<'_>)
src/mapped_design.rs:702
Method
fmt
(&self, f: &mut std::fmt::Formatter<'_>)
src/sim.rs:1652
Method
fmt
(&self, f: &mut std::fmt::Formatter<'_>)
src/connected_design.rs:500
Method
format_comb_hint
( sim: Option<&SimState>, ld: &LogicalDesign, id: NodeId, )
src/phy/design.rs:1431
Method
from
(value: crate::Error)
src/lua.rs:42
Method
from
(v: NodeId)
src/logical_design.rs:440
Method
from
(value: serde_json::Error)
src/lib.rs:65
Method
from
(val: (f64, f64))
src/serializable_design.rs:215
Method
from_args
(left: Signal, op: DeciderOperator, right: Signal)
src/logical_design/decider_parser.rs:315
Method
from_initialization
(assignments: Vec<(Num, Num)>, side_length: Num)
src/phy/placement.rs:741
Method
from_lua
(value: Value, _lua: &Lua)
src/lua.rs:152
Method
get_bfs_order
(coid: usize, connections: &Vec<Vec<usize>>)
src/phy/design.rs:1783
Function
get_connected_combs
()
src/tests/logical_design_tests.rs:467
Method
get_connectivity_as_edges
( &self, ld: &LogicalDesign, triangular: bool, )
src/phy/design.rs:1910
Method
get_connectivity_as_matrix
( &self, ld: &LogicalDesign, triangular: bool, )
src/phy/design.rs:1892
Method
get_constant
(&self)
src/connected_design.rs:483
Method
get_driver_unwrap
( &self, bit_map: &Vec<Vec<Vec<NodeId>>>, io_map: &Vec<NodeIo>, ioid: NodeId, bit_number: usize, )
src/connected_design.rs:369
Method
get_fanin_green
(&self, id: NodeId)
src/logical_design.rs:4358
Method
get_fanin_network
(&self, ldid: NodeId, colour: WireColour)
src/logical_design.rs:4225
Method
get_fanin_red
(&self, id: NodeId)
src/logical_design.rs:4353
Method
get_fanout_green
(&self, id: NodeId)
src/logical_design.rs:4348
Method
get_fanout_network
(&self, ldid: NodeId, colour: WireColour)
src/logical_design.rs:4236
Method
get_initializations
(local_connectivity: &Vec<Vec<usize>>)
src/phy/design.rs:343
Method
get_named_node
(&self, name: S)
src/logical_design.rs:4417
Method
get_yosys_display_name
(&self, name: &str)
src/mapped_design.rs:452
Method
h
(val: f32, id: X)
src/phy/route.rs:49
Method
handle_events
(&mut self)
src/sim/tui.rs:57
Method
has_body
(&mut self, _node: &Node)
src/gui.rs:718
← previous
next →
501–600 of 739, ranked by callers