MCPcopy Create free account

hub / github.com/RIP-Comm/clementine / functions

Functions771 in github.com/RIP-Comm/clementine

⨍ Functions 771◇ Types & classes 120
↓ 292 callersMethodset_register_at
(&mut self, reg: usize, new_value: u32)
emu/src/cpu/registers.rs:62
↓ 257 callersMethodget_bits
(&self, bits_range: RangeInclusive<u8>)
emu/src/bitwise.rs:58
↓ 222 callersMethodget_bit
(&self, bit_idx: u8)
emu/src/bitwise.rs:54
↓ 213 callersMethodset_bits
(&mut self, bits_range: std::ops::RangeInclusive<u8>, value: Self)
emu/src/cpu/arm/operations.rs:1357
↓ 206 callersMethodget_byte
(&self, byte_nth: u8)
emu/src/bitwise.rs:94
↓ 194 callersMethodset_byte
(&mut self, byte_nth: u8, value: u8)
emu/src/bitwise.rs:105
↓ 138 callersMethodregister_at
(&self, reg: usize)
emu/src/cpu/registers.rs:67
↓ 102 callersMethodexecute_arm
This function is used to execute the Data Processing instruction. # Panics It can panics if destination register is None.
emu/src/cpu/arm7tdmi.rs:307
↓ 52 callersMethodlen
(&self)
emu/src/ring_buffer.rs:43
↓ 48 callersMethodwrite_raw
Writes a single byte to the given address. # Panics Panics if writing to an unimplemented memory region.
emu/src/bus.rs:1022
↓ 44 callersMethodexecute_thumb
This function is used to execute the Data Processing instruction. # Panics It can panics if destination register is None.
emu/src/cpu/arm7tdmi.rs:520
↓ 37 callersMethodwrite_word
Writes a 32-bit word to the given address. # Panics Panics if the value cannot be split into bytes (should not happen).
emu/src/bus.rs:1411
↓ 34 callersMethodpush
Pushes an element to the back of the buffer. If the buffer is at capacity, the oldest (front) element is removed.
emu/src/ring_buffer.rs:29
↓ 30 callersMethodset_sign_flag
(&mut self, value: bool)
emu/src/cpu/psr.rs:152
↓ 28 callersMethodset_carry_flag
(&mut self, value: bool)
emu/src/cpu/psr.rs:160
↓ 27 callersMethodset_zero_flag
(&mut self, value: bool)
emu/src/cpu/psr.rs:156
↓ 26 callersMethodset_program_counter
(&mut self, new_value: u32)
emu/src/cpu/registers.rs:58
↓ 24 callersMethodsend
Send a command to the emulator thread.
ui/src/emu_thread.rs:759
↓ 23 callersMethodwrite_byte
(&mut self, address: usize, value: u8)
emu/src/bus.rs:1091
↓ 22 callersMethodread_word
(&mut self, address: usize)
emu/src/cpu/arm7tdmi.rs:1058
↓ 22 callersMethodset_bit_off
(&mut self, bit_idx: u8)
emu/src/bitwise.rs:39
↓ 21 callersMethodprogram_counter
(&self)
emu/src/cpu/registers.rs:54
↓ 20 callersMethoditer
Returns an iterator over the elements in order (oldest to newest).
emu/src/ring_buffer.rs:37
↓ 20 callersMethodset_mode
The Mode Bits M4-M0 contain the current operating mode.
emu/src/cpu/psr.rs:213
↓ 19 callersMethodflush_pipeline
(&mut self)
emu/src/cpu/arm7tdmi.rs:244
↓ 19 callersMethodswap_mode
(&mut self, new_mode: Mode)
emu/src/cpu/arm7tdmi.rs:880
↓ 18 callersMethodadd_internal_cycles
Account for internal (I) cycles, where the CPU does work without touching the bus (e.g. the iterations of a multiply). They still advance the clock, s
emu/src/bus.rs:1148
↓ 16 callersMethoddisassembler
(&self)
emu/src/cpu/arm/instructions.rs:319
↓ 16 callersMethodset_bit
(&mut self, bit_idx: u8, value: bool)
emu/src/bitwise.rs:46
↓ 14 callersMethodset_reload
Called when writing to `TMxCNT_L`, sets the reload value
emu/src/cpu/hardware/timers.rs:87
↓ 13 callersMethodadd
(&mut self, rd: usize, rn: u32, op2: u32, s: bool)
emu/src/cpu/arm/operations.rs:584
↓ 13 callersMethodis_empty
(&self)
emu/src/ring_buffer.rs:49
↓ 13 callersMethodsend_event
Send an event to the UI (non-blocking, drops if full).
ui/src/emu_thread.rs:720
↓ 13 callersMethodset_control
Called when writing to `TMxCNT_H`, may start/restart timer
emu/src/cpu/hardware/timers.rs:98
↓ 13 callersMethodwrite_at
(&mut self, address: usize, value: u8)
emu/src/cpu/hardware/internal_memory.rs:450
↓ 12 callersMethodmap
(self, f: fn(T) -> U)
emu/src/cpu/hardware/lcd/point.rs:17
↓ 12 callersMethodread_raw
(&self, address: usize)
emu/src/bus.rs:948
↓ 11 callersMethodcycles
(&self)
emu/src/bus.rs:1154
↓ 11 callersFunctionget_unmasked_address
( address: usize, mask_get: usize, mask_set: usize, mask_shift: usize, modulo: usize, )
emu/src/cpu/hardware/mod.rs:37
↓ 11 callersMethodis_bit_on
(&self, bit_idx: u8)
emu/src/bitwise.rs:17
↓ 11 callersMethodset_flags
(&mut self, op_result: &ArithmeticOpResult)
emu/src/cpu/psr.rs:164
↓ 10 callersMethodbtn
Compact button: small square with single char or short label.
ui/src/keypad_debug.rs:26
↓ 10 callersMethodcarry_flag
(self)
emu/src/cpu/psr.rs:92
↓ 10 callersFunctioncheck
Assert a ROM passes, or skip when the assets are missing.
emu/tests/jsmolka.rs:72
↓ 10 callersMethodswi_return
Helper to return from a SWI HLE implementation
emu/src/cpu/arm7tdmi.rs:1351
↓ 9 callersMethodmode
(self)
emu/src/cpu/psr.rs:140
↓ 9 callersMethodread_byte
(&mut self, address: usize)
emu/src/bus.rs:1083
↓ 9 callersMethodwrite_half_word
Writes a 16-bit halfword to the given address. # Panics Panics if the value cannot be split into bytes (should not happen).
emu/src/bus.rs:1469
↓ 7 callersFunctionenabled_channel
(timing: u16, count: u16)
emu/src/cpu/hardware/dma.rs:132
↓ 7 callersMethodgoto_address
(&mut self, addr: u32)
ui/src/memory_inspector.rs:113
↓ 7 callersMethodread_half_word
(&mut self, address: usize, sign_extended: bool)
emu/src/cpu/arm7tdmi.rs:1035
↓ 7 callersMethodrequest_interrupt
(&mut self, irq_type: IrqType)
emu/src/bus.rs:1236
↓ 7 callersMethodset_overflow_flag
(&mut self, value: bool)
emu/src/cpu/psr.rs:171
↓ 7 callersMethodsign_extended
Returns a sign-extended copy of the value. `bits_amount` is the numbers of bits of the value we want to sign-extend.
emu/src/bitwise.rs:124
↓ 6 callersMethodaccess_cycles
Wait-state cycles for a single memory access of `size` bytes (1, 2 or 4) at `address`. Models the per-region bus widths and the `GamePak` wait states
emu/src/bus.rs:1275
↓ 6 callersMethodcpu_state
(self)
emu/src/cpu/psr.rs:222
↓ 6 callersMethodname
(&self)
ui/src/about.rs:7
↓ 6 callersMethodoverflow_flag
(self)
emu/src/cpu/psr.rs:98
↓ 6 callersMethodsend_state
Send current state to UI.
ui/src/emu_thread.rs:651
↓ 6 callersMethodset_irq_disable
These bits [7-0] below may change when an exception occurs. In privileged modes (non-user modes) they may be also changed manually. The interrupt bit
emu/src/cpu/psr.rs:188
↓ 6 callersMethodset_state_bit
The T Bit is used to set the current state of the CPU on ARM/THUMB mode (1 means ARM and 0 means THUMB).
emu/src/cpu/psr.rs:200
↓ 6 callersMethodsign_flag
(self)
emu/src/cpu/psr.rs:80
↓ 6 callersMethodstep
Advance all timers by `cycles` CPU cycles. Returns which timer IRQs should be triggered (an overflow happened while that timer's IRQ is enabled). Cas
emu/src/cpu/hardware/timers.rs:140
↓ 6 callersMethodwrite_byte
Write a byte to Pokemon memory.
ui/src/pokemon_debugger.rs:920
↓ 6 callersMethodzero_flag
(self)
emu/src/cpu/psr.rs:86
↓ 5 callersMethodas_str
(&self)
ui/src/cpu_handler.rs:76
↓ 5 callersMethodhandle_exception
(&mut self, exception_type: ExceptionType)
emu/src/cpu/arm7tdmi.rs:645
↓ 5 callersMethodpush_fifo
Push a byte written to a DMA sound FIFO, dropping it if the FIFO is full. `channel` is 0 for FIFO A, 1 for FIFO B.
emu/src/cpu/hardware/sound.rs:170
↓ 5 callersMethodrender
( &self, x: usize, y: usize, memory: &Memory, registers: &Registers,
emu/src/cpu/hardware/lcd/layers/layer_0.rs:141
↓ 5 callersMethodrequest_party_data
(&mut self)
ui/src/pokemon_debugger.rs:865
↓ 5 callersMethodshift_operand
( &mut self, alu_instruction: ArmModeAluInstr, s: bool, shift_kind: ShiftKind,
emu/src/cpu/arm/operations.rs:324
↓ 4 callersMethodblue
(&self)
emu/src/cpu/hardware/lcd.rs:119
↓ 4 callersFunctionbuild
Build LDR/STR R1, [R0] with the same word addressing.
emu/src/cpu/arm/operations.rs:1932
↓ 4 callersMethodcheck_immediate_transfer
Detect channels that were just enabled and latch their internal registers, for every timing mode. Returns the index of a channel that should start imm
emu/src/cpu/hardware/dma.rs:53
↓ 4 callersMethodcmp
(&mut self, rn: u32, op2: u32)
emu/src/cpu/arm/operations.rs:612
↓ 4 callersMethodeffective_address
Get the effective party address based on game version selection.
ui/src/pokemon_debugger.rs:861
↓ 4 callersMethodgreen
(&self)
emu/src/cpu/hardware/lcd.rs:114
↓ 4 callersMethodmode
(self)
emu/src/cpu/arm7tdmi.rs:187
↓ 4 callersMethodmov
(&mut self, rd: usize, op2: u32, s: bool)
emu/src/cpu/arm/operations.rs:635
↓ 4 callersMethodred
(&self)
emu/src/cpu/hardware/lcd.rs:109
↓ 4 callersFunctionrender_text_bg
Renders a text-mode background pixel. This is the shared implementation for all text backgrounds (BG0-BG3 in modes 0-1). The layer-specific register
emu/src/cpu/hardware/lcd/layers.rs:232
↓ 4 callersMethodsend
(&self, cmd: EmuCommand)
ui/src/app.rs:332
↓ 4 callersMethodset_bit_on
(&mut self, bit_idx: u8)
emu/src/bitwise.rs:31
↓ 4 callersMethodset_cpu_state
(&mut self, state: CpuState)
emu/src/cpu/psr.rs:226
↓ 4 callersMethodset_fiq_disable
The interrupt bit F is used to disable/enable FIQ interrupts respectively (1 means disabled and 0 means enabled).
emu/src/cpu/psr.rs:194
↓ 4 callersMethodset_mode_raw
(&mut self, m: u32)
emu/src/cpu/psr.rs:204
↓ 4 callersFunctionshift
Perform a barrel shifter operation. The ARM barrel shifter can shift or rotate a value as part of the second operand calculation. This function imple
emu/src/cpu/arm/alu_instruction.rs:287
↓ 3 callersMethodblue
(&self)
emu/src/render/color.rs:36
↓ 3 callersMethodcompute_sweep
Compute the next sweep frequency. When `check_overflow` is set and the result exceeds the 11-bit range, the channel is disabled.
emu/src/cpu/hardware/sound.rs:493
↓ 3 callersMethodfinish_block
Apply the repeat/disable rules after a channel's block of transfers completes. Repeating channels stay enabled and reload for the next trigger; others
emu/src/cpu/hardware/dma.rs:107
↓ 3 callersMethodget_bg_mode
Info about vram fields used to render display.
emu/src/cpu/hardware/lcd/registers.rs:164
↓ 3 callersMethodget_save_path
(&self)
ui/src/savegame.rs:32
↓ 3 callersMethodgreen
(&self)
emu/src/render/color.rs:31
↓ 3 callersMethodkind
(&self)
emu/src/cpu/arm/alu_instruction.rs:192
↓ 3 callersMethodon_timer_overflow
Called by the bus when timer 0 or timer 1 overflows. Pops the DMA sound channels driven by that timer and reports which FIFOs now need a refill DMA (i
emu/src/cpu/hardware/sound.rs:219
↓ 3 callersMethodpsg_register_written
Decode a PSG register write, handling channel triggers, length reloads and DAC-off silencing. The raw register byte has already been stored by the bus
emu/src/cpu/hardware/sound.rs:237
↓ 3 callersMethodread_at
(&self, address: usize)
emu/src/cpu/hardware/internal_memory.rs:384
↓ 3 callersMethodread_rom
(&self, address: usize)
emu/src/cpu/hardware/internal_memory.rs:233
↓ 3 callersMethodread_word
(&mut self, mut address: usize)
emu/src/bus.rs:1377
↓ 3 callersMethodred
(&self)
emu/src/render/color.rs:26
next →1–100 of 771, ranked by callers