* Fast ISR context check using hardware IPSR register. * Returns: true if currently in exception handler, false if in thread mode. * Zero overhead: Single MRS instruction, no memory access or race conditions. */
source not stored for this graph (policy: none)