Code
Hub
Workspaces
Following
Trending
Connect
MCP
copy
Create free account
hub
/
github.com/VcDevel/Vc
/ functions
Functions
1,853 in github.com/VcDevel/Vc
⨍
Functions
1,853
◇
Types & classes
639
Method
hasAvx512dq
Return whether the CPU supports AVX512dq.
Vc/cpuid.h:140
Method
hasAvx512er
Return whether the CPU supports AVX512er.
Vc/cpuid.h:146
Method
hasAvx512f
Return whether the CPU supports AVX512f.
Vc/cpuid.h:138
Method
hasAvx512ifma
Return whether the CPU supports AVX512ifma.
Vc/cpuid.h:142
Method
hasAvx512pf
Return whether the CPU supports AVX512pf.
Vc/cpuid.h:144
Method
hasAvx512vbmi
Return whether the CPU supports AVX512vbmi.
Vc/cpuid.h:154
Method
hasAvx512vl
Return whether the CPU supports AVX512vl.
Vc/cpuid.h:152
Method
hasBmi1
Return whether the CPU supports BMI1.
Vc/cpuid.h:127
Method
hasBmi2
Return whether the CPU supports BMI2.
Vc/cpuid.h:133
Method
hasClfsh
Return whether the CPU supports the CLFLUSH instruction.
Vc/cpuid.h:180
Method
hasCmov
Return whether the CPU supports CMOV instructions.
Vc/cpuid.h:178
Method
hasCmpXchg16b
Return whether the CPU supports CMPXCHG16B.
Vc/cpuid.h:105
Method
hasCx8
Return whether the CPU supports the CMPXCHG8B instruction.
Vc/cpuid.h:174
Method
hasDca
Return whether the CPU supports Direct Cache Access: prefetch data from a memory mapped device.
Vc/cpuid.h:109
Method
hasDe
Return whether the CPU contains Debugging Extensions.
Vc/cpuid.h:164
Method
hasEist
Return whether the CPU supports the Enhanced Intel SpeedStep technology.
Vc/cpuid.h:97
Method
hasF16c
Return whether the CPU supports 16-bit floating-point conversion instructions.
Vc/cpuid.h:157
Method
hasFma
Return whether the CPU supports FMA extensions using YMM state.
Vc/cpuid.h:103
Method
hasFma4
Return whether the CPU supports the FMA4 instructions.
Vc/cpuid.h:199
Method
hasFpu
Return whether the CPU contains an x87 FPU.
Vc/cpuid.h:161
Method
hasHle
Return whether the CPU supports transactional synchronization extensions.
Vc/cpuid.h:129
Method
hasHtt
Vc/cpuid.h:189
Method
hasMisAlignSse
Return whether the CPU supports misaligned SSE instructions.
Vc/cpuid.h:193
Method
hasMmx
Return whether the CPU supports MMX.
Vc/cpuid.h:184
Method
hasMonitor
Return whether the CPU supports the MONITOR/MWAIT instructions.
Vc/cpuid.h:91
Method
hasMovbe
Return whether the CPU supports the MOVBE instruction.
Vc/cpuid.h:115
Method
hasMsr
Return whether the CPU supports the Model Specific Registers instructions.
Vc/cpuid.h:170
Method
hasMtrr
Return whether the CPU supports Memory Type Range Registers.
Vc/cpuid.h:176
Method
hasOsxsave
static inline bool hasXsave() { return (s_processorFeaturesC & (1 << 26)) != 0; } Return whether the CPU and OS support the XSETBV/XGETBV instructions
Vc/cpuid.h:123
Method
hasPae
Return whether the CPU supports the Physical Address Extension.
Vc/cpuid.h:172
Method
hasPclmulqdq
Return whether the CPU supports the PCLMULQDQ instruction.
Vc/cpuid.h:89
Method
hasPdcm
Return whether the CPU supports the Perfmon and Debug Capability.
Vc/cpuid.h:107
Method
hasPopcnt
Return whether the CPU supports the POPCNT instruction.
Vc/cpuid.h:117
Method
hasPse
Return whether the CPU contains Page Size Extensions.
Vc/cpuid.h:166
Method
hasRdrand
Return whether the CPU supports the RDRAND instruction.
Vc/cpuid.h:159
Method
hasRdtscp
Return whether the CPU supports the RDTSCP instruction.
Vc/cpuid.h:201
Method
hasRtm
Return whether the CPU supports transactional synchronization extensions.
Vc/cpuid.h:135
Method
hasSmx
Return whether the CPU supports the Safer Mode Extensions.
Vc/cpuid.h:95
Method
hasSse
Return whether the CPU supports SSE.
Vc/cpuid.h:186
Method
hasSse2
Return whether the CPU supports SSE2.
Vc/cpuid.h:188
Method
hasSse3
Return whether the CPU supports SSE3.
Vc/cpuid.h:87
Method
hasSse41
Return whether the CPU supports SSE 4.1
Vc/cpuid.h:111
Method
hasSse42
Return whether the CPU supports SSE 4.2
Vc/cpuid.h:113
Method
hasSse4a
Return whether the CPU supports SSE4a.
Vc/cpuid.h:191
Method
hasSsse3
Return whether the CPU supports SSSE3.
Vc/cpuid.h:101
Method
hasTm2
Return whether the CPU supports Thermal Monitor 2.
Vc/cpuid.h:99
Method
hasTsc
Return whether the CPU supports the RDTSC instruction.
Vc/cpuid.h:168
Method
hasVme
Vc/cpuid.h:162
Method
hasVmx
Return whether the CPU supports the Virtual Machine Extensions.
Vc/cpuid.h:93
Method
hasXop
Return whether the CPU supports the XOP instructions.
Vc/cpuid.h:197
Method
have_hi_impl
Vc/common/simdarrayhelper.h:374
Method
have_lo_impl
Vc/common/simdarrayhelper.h:366
Method
help
Vc/common/makeContainer.h:41
Method
help
Vc/common/makeContainer.h:51
Method
help
Vc/common/makeContainer.h:86
Method
hexChar
Vc/sse/debug.h:53
Method
hi
Vc/common/simdarrayhelper.h:394
Method
hiImpl
Vc/common/simdarrayhelper.h:227
Method
highMask
Vc/avx/const.h:108
Method
highMask
Vc/sse/const.h:87
Method
i
Vc/common/iterators.h:62
Method
i
Vc/common/iterators.h:80
Function
incrementIndex
tests/gather.cpp:84
Function
index_type size
Vc/common/span.h:276
Function
index_type size_bytes
Vc/common/span.h:277
Method
init
src/cpuid.cpp:131
Method
initializer_list<I> &> subscript_operator
Vc/common/subscript.h:509
Function
insert128
Vc/avx/intrinsics.h:143
Method
int_v max
Vc/avx/math.h:43
Method
int_v max
Vc/sse/vector.h:437
Method
int_v min
Vc/avx/math.h:39
Method
int_v min
Vc/sse/vector.h:431
Method
int_v abs
Vc/avx/math.h:91
Method
int_v denorm_min
Vc/sse/limits.h:83
Method
int_v epsilon
Vc/sse/limits.h:78
Method
int_v infinity
Vc/sse/limits.h:80
Method
int_v lowest
Vc/sse/limits.h:77
Method
int_v min
Vc/sse/limits.h:73
Method
int_v quiet_NaN
Vc/sse/limits.h:81
Method
int_v round_error
Vc/sse/limits.h:79
Method
int_v signaling_NaN
Vc/sse/limits.h:82
Function
integral_tests
tests/implicit_type_conversion.cpp:70
Method
interleave
Vc/avx/detail.h:1330
Method
interleave
Vc/avx/detail.h:1723
Method
interleave
interleave 2 args{{{2
Vc/avx/detail.h:2137
Method
interleave
Vc/sse/detail.h:823
Method
interleave
Vc/sse/detail.h:1205
Method
interleave
interleave 2 args {{{2
Vc/sse/detail.h:1378
Method
interleave
interleave 2 args {{{2
Vc/scalar/detail.h:42
Function
interleaveHigh
Vc/scalar/vector.h:301
Function
interleaveLow
Vc/scalar/vector.h:300
Method
interpret
src/cpuid.cpp:314
Method
is
Returns whether \p impl is the current Vc::Implementation.
Vc/global.h:553
Method
isAmd
Return whether the CPU vendor is AMD.
Vc/cpuid.h:83
Method
isEmpty
Vc/scalar/mask.h:124
Method
isFinite
Vc/sse/vectorhelper.h:181
Method
isFinite
Vc/sse/vectorhelper.h:256
Method
isFull
Vc/sse/mask.h:182
Function
isImplementationSupported
src/support_x86.cpp:61
Function
isImplementationSupported
src/support_dummy.cpp:33
← previous
next →
1,001–1,100 of 1,853, ranked by callers