! * \brief QucsApp::QucsApp main application */

--------------------------------------------------------- Constructor. It sets up the user interface

Constructor setups the GUI. */

This function reads the text inside the <description></description> tags from the given file location

Rounds a double number using the minimum number of decimal places

Given a string code of inductors, capacitors and transmission lines, it generates the Qucs network. Notice that the schematic is split into three part

! Puts the text of the selected graph into the line edit. */

! * \brief Create a simulation messages dialog. * * Create a new dialog to show the simulation steps progress and the * simulator output message

#########################################################################

#########################################################################

\brief SweepDialog::SweepDialog \param Doc_ This dialog is launched when the Calculate DC bias is requested for a project which contains a sweep.

------------------------------------------------------------------------------ This function generates the schematic of a tee power divider Reference:

! * \brief TextDoc::TextDoc Text document constructor * \param App_ is the parent object * \param Name_ is the initial text document name */

------------------------------------------------------------------ Update image

######################################################################### Creates and returns delay time for VHDL entities.

-------------------------------------------------------

######################################################################### Checks and corrects a time (number & unit) according VHDL standard.

-------------------------------------------------------

######################################################################### Creates and returns delay time for Verilog modules.

-------------------------------------------------------

######################################################################### Returns parameters for Verilog modules.

######################################################################### Checks and corrects a time (number & unit) according Verilog standard.

a small class to handle the application version string loosely modeled after the standard Semantic Versioning...

----------------------------------------------------- This function calculates a 2Way Wilkinson divider and generates the schematic

* Z0_dispersion() - calculate frequency dependency of characteristic * impedances */

* Z0_dispersion() - computes the dispersion correction factor for the * characteristic impedance */

* Z0_even_odd() - compute the static even- and odd-mode static * impedances * * References: Manfred Kirschning and Rolf Jansen, "Accurate * Wide-R

* Z0_homogeneous() - compute the impedance for a stripline in a * homogeneous medium, without cover effects */