MCPcopy Create free account

hub / github.com/Chemiculs/qengine / functions

Functions3,256 in github.com/Chemiculs/qengine

↓ 3 callersFunctionaddOverflow
src/qengine/extern/asmjit/core/support.h:645
↓ 3 callersMethodaddRefCount
src/qengine/extern/asmjit/core/radefs_p.h:939
↓ 3 callersFunctionalign
Aligns the current pointer to `alignment`.
src/qengine/extern/asmjit/core/zone.h:188
↓ 3 callersMethodand_
Performs a logical bitwise AND between bits specified in this array and bits in `other`. If `other` has less bits than `this` then all remaining bits
src/qengine/extern/asmjit/core/zonevector.h:575
↓ 3 callersMethodappendInt
Appends a formatted integer `i` (signed).
src/qengine/extern/asmjit/core/string.h:285
↓ 3 callersFunctionarmCheckMemBaseIndexRel
Memory must be either: 1. Absolute address, which will be converted to relative. 2. Relative displacement (Label). 3. Base register + either offset or
src/qengine/extern/asmjit/arm/a64assembler.cpp:485
↓ 3 callersFunctionassignEmitterFuncs
src/qengine/extern/asmjit/arm/a64emithelper.cpp:448
↓ 3 callersFunctionassignEmitterFuncs
src/qengine/extern/asmjit/x86/x86emithelper.cpp:603
↓ 3 callersFunctionbitVectorGetBit
src/qengine/extern/asmjit/core/support.h:1289
↓ 3 callersMethodbitWordCountFromAreaSize
src/qengine/extern/asmjit/core/jitallocator.cpp:190
↓ 3 callersMethodbuildIndexes
Build register indexes based on the given `count` of registers.
src/qengine/extern/asmjit/core/radefs_p.h:213
↓ 3 callersFunctionbyteShiftOfDWordStruct
src/qengine/extern/asmjit/core/support.h:886
↓ 3 callersMethodbyteSizeFromAreaSize
src/qengine/extern/asmjit/core/jitallocator.cpp:187
↓ 3 callersFunctionbyteswap16
src/qengine/extern/asmjit/core/support.h:850
↓ 3 callersFunctionbyteswap64
src/qengine/extern/asmjit/core/support.h:858
↓ 3 callersFunctioncheckVecId
src/qengine/extern/asmjit/arm/a64assembler.cpp:631
↓ 3 callersFunctionclearFlags
Disables the given formatting `flags`.
src/qengine/extern/asmjit/core/logger.h:67
↓ 3 callersMethodclearFlags
src/qengine/extern/asmjit/core/jitallocator.cpp:267
↓ 3 callersMethodclearFlags
Clears `flags` of `FuncValue`.
src/qengine/extern/asmjit/core/func.h:593
↓ 3 callersMethodcloneAdjusted
Creates a new copy of this memory operand adjusted by `off`.
src/qengine/extern/asmjit/core/operand.h:1227
↓ 3 callersFunctionclzFallback
src/qengine/extern/asmjit/core/support.h:324
↓ 3 callersMethodconsecutiveParent
src/qengine/extern/asmjit/core/radefs_p.h:864
↓ 3 callersFunctionconstPopcntImpl
src/qengine/extern/asmjit/core/support.h:453
↓ 3 callersMethodcontains
Tests whether the vector contains `val`.
src/qengine/extern/asmjit/core/zonevector.h:303
↓ 3 callersFunctionctzFallback
src/qengine/extern/asmjit/core/support.h:329
↓ 3 callersMethoddata
Returns the data of the string.
src/qengine/extern/asmjit/core/string.h:183
↓ 3 callersMethoddata
Returns vector data.
src/qengine/extern/asmjit/core/zonevector.h:146
↓ 3 callersMethoddataSize
Returns the size of the data, not considering the number of times it repeats. \note The returned value is the same as `typeSize() * itemCount()`.
src/qengine/extern/asmjit/core/builder.h:1125
↓ 3 callersFunctiondeabstractDeltaOfSize
Returns offset needed to convert a `kIntPtr` and `kUIntPtr` TypeId into a type that matches `registerSize` (general-purpose register size). If you fin
src/qengine/extern/asmjit/core/type.h:339
↓ 3 callersMethoddecrementSize
src/qengine/extern/asmjit/arm/a64assembler.cpp:103
↓ 3 callersMethodemitArgsAssignment
src/qengine/extern/asmjit/core/emitter.cpp:229
↓ 3 callersMethodemitImmByteOrDWord
src/qengine/extern/asmjit/x86/x86assembler.cpp:383
↓ 3 callersMethodemitRegMove
src/qengine/extern/asmjit/arm/a64emithelper.cpp:24
↓ 3 callersMethodemitRegMove
src/qengine/extern/asmjit/x86/x86emithelper.cpp:51
↓ 3 callersFunctionexpandARMFeaturesByVersion
src/qengine/extern/asmjit/core/cpuinfo.cpp:703
↓ 3 callersMethodextendByteMask
Returns extend mask.
src/qengine/extern/asmjit/core/inst.h:616
↓ 3 callersFunctionfillTrailingBits
src/qengine/extern/asmjit/core/support.h:278
↓ 3 callersFunctionfinishFormattedLine
src/qengine/extern/asmjit/core/emitterutils.cpp:19
↓ 3 callersFunctionflushInstructionCache
src/qengine/extern/asmjit/core/virtmem.cpp:758
↓ 3 callersMethodforEach
src/qengine/extern/asmjit/core/support.h:1704
↓ 3 callersFunctionforcedInstOptions
Returns forced instruction options. Forced instruction options are merged with next instruction options before the instruction is encoded. These opti
src/qengine/extern/asmjit/core/emitter.h:506
↓ 3 callersFunctionformatData
src/qengine/extern/asmjit/core/formatter.cpp:240
↓ 3 callersFunctionformatDataType
src/qengine/extern/asmjit/core/formatter.cpp:196
↓ 3 callersMethodgetBroadcast
Returns the memory operand's broadcast.
src/qengine/extern/asmjit/x86/x86operand.h:899
↓ 3 callersMethodgetOrCreateStackSlot
src/qengine/extern/asmjit/core/rapass_p.h:1046
↓ 3 callersMethodhasBaseLabel
Tests whether the BASE operand is a label.
src/qengine/extern/asmjit/core/operand.h:1261
↓ 3 callersMethodhasBroadcast
Tests whether the memory operand has broadcast {1tox}.
src/qengine/extern/asmjit/x86/x86operand.h:897
↓ 3 callersMethodhasDiagnosticOption
Returns whether the diagnostic `option` is enabled. \note Returns false if there is no logger (as diagnostics without logging make no sense).
src/qengine/extern/asmjit/core/rapass_p.h:773
↓ 3 callersMethodhasFlag
src/qengine/extern/asmjit/core/jitallocator.cpp:265
↓ 3 callersMethodhasInstRegSwap
Tests whether the ISA provides register swap instruction for the given register `group`.
src/qengine/extern/asmjit/core/archtraits.h:233
↓ 3 callersMethodhasSegment
Tests whether the memory operand has a segment override.
src/qengine/extern/asmjit/x86/x86operand.h:864
↓ 3 callersFunctionhashRound
src/qengine/extern/asmjit/core/support.h:906
↓ 3 callersMethodimmBitShift
Returns the bit-shift of the offset value in the data it's stored in.
src/qengine/extern/asmjit/core/codeholder.h:367
↓ 3 callersFunctioninfo
src/qengine/extern/asmjit/core/virtmem.cpp:780
↓ 3 callersMethodinit
src/qengine/extern/asmjit/core/rapass_p.h:414
↓ 3 callersMethodinitStack
src/qengine/extern/asmjit/core/func.h:552
↓ 3 callersFunctioninstOptions
Returns options of the next instruction.
src/qengine/extern/asmjit/core/emitter.h:509
↓ 3 callersMethodis32Bit
Tests whether the architecture is 32-bit.
src/qengine/extern/asmjit/core/environment.h:331
↓ 3 callersMethodisBoundTo
Tests whether the label is bound to a the given `sectionId`.
src/qengine/extern/asmjit/core/codeholder.h:602
↓ 3 callersMethodisDone
Tests whether the argument was already processed (used internally).
src/qengine/extern/asmjit/core/func.h:607
↓ 3 callersFunctionisGp16
src/qengine/extern/asmjit/core/type.h:206
↓ 3 callersFunctionisGp8
src/qengine/extern/asmjit/core/type.h:205
↓ 3 callersMethodisGpW
src/qengine/extern/asmjit/arm/armoperand.h:60
↓ 3 callersMethodisInitialized
Tests whether the value is initialized (i.e. contains a valid data).
src/qengine/extern/asmjit/core/func.h:596
↓ 3 callersMethodisInvoke
Tests whether this node is `InvokeNode`.
src/qengine/extern/asmjit/core/builder.h:599
↓ 3 callersMethodisKill
Tests whether the register should be killed after USEd and/or OUTed.
src/qengine/extern/asmjit/core/radefs_p.h:928
↓ 3 callersMethodisLast
Tests whether the register (and the instruction it's part of) appears last in the basic block.
src/qengine/extern/asmjit/core/radefs_p.h:926
↓ 3 callersMethodisOut
Tests whether the tied register has out operand (Write).
src/qengine/extern/asmjit/core/radefs_p.h:888
↓ 3 callersMethodisRegOrMem
Tests whether the operand is a register or memory.
src/qengine/extern/asmjit/core/operand.h:677
↓ 3 callersMethodisSectionValid
Tests whether the given `sectionId` is valid.
src/qengine/extern/asmjit/core/codeholder.h:811
↓ 3 callersMethodisUseConsecutive
Tests whether the tied register has \ref RATiedFlags::kUseConsecutive flag set.
src/qengine/extern/asmjit/core/radefs_p.h:893
↓ 3 callersFunctionisVec256
src/qengine/extern/asmjit/core/type.h:233
↓ 3 callersFunctionisVec512
src/qengine/extern/asmjit/core/type.h:234
↓ 3 callersMethodisVecD
Gets whether the register is a VEC-D register (64-bit).
src/qengine/extern/asmjit/arm/armoperand.h:70
↓ 3 callersMethodisVecS
Gets whether the register is a VEC-S register (32-bit).
src/qengine/extern/asmjit/arm/armoperand.h:68
↓ 3 callersFunctionisVirtIdValid
Tests whether the given `id` is a valid virtual register id.
src/qengine/extern/asmjit/core/compiler.h:175
↓ 3 callersMethodisVirtReg
Tests whether this is a virtual register.
src/qengine/extern/asmjit/core/operand.h:912
↓ 3 callersFunctionlogBlock
src/qengine/extern/asmjit/core/rabuilders_p.h:558
↓ 3 callersFunctionlogInstructionFailed
src/qengine/extern/asmjit/core/emitterutils.cpp:98
↓ 3 callersMethodmakeFixed
src/qengine/extern/asmjit/core/radefs_p.h:327
↓ 3 callersMethodmakeUsed
src/qengine/extern/asmjit/core/radefs_p.h:323
↓ 3 callersFunctionmapMemory
src/qengine/extern/asmjit/core/virtmem.cpp:617
↓ 3 callersMethodmarkAllocated
src/qengine/extern/asmjit/core/radefs_p.h:1117
↓ 3 callersFunctionmulOverflow
src/qengine/extern/asmjit/core/support.h:651
↓ 3 callersMethodnaturalStackAlignment
Returns a natural stack alignment.
src/qengine/extern/asmjit/core/func.h:283
↓ 3 callersMethodnewBlockOrExistingAt
src/qengine/extern/asmjit/core/rapass.cpp:214
↓ 3 callersMethodnewLabelEntry
src/qengine/extern/asmjit/core/codeholder.cpp:515
↓ 3 callersMethodnewLabelLink
src/qengine/extern/asmjit/core/codeholder.cpp:498
↓ 3 callersMethodnewNamedLabelEntry
src/qengine/extern/asmjit/core/codeholder.cpp:537
↓ 3 callersMethodnewSection
src/qengine/extern/asmjit/core/codeholder.cpp:358
↓ 3 callersMethodnewWorkToPhysMap
src/qengine/extern/asmjit/core/rapass.cpp:673
↓ 3 callersMethodnext
src/qengine/extern/asmjit/core/codeholder.cpp:45
↓ 3 callersMethodnextRange
src/qengine/extern/asmjit/core/jitallocator.cpp:91
↓ 3 callersMethodnonOverlappingUnionOf
src/qengine/extern/asmjit/core/radefs_p.h:560
↓ 3 callersMethodoffset
Returns the section offset, relative to base.
src/qengine/extern/asmjit/core/codeholder.h:205
↓ 3 callersMethodoffsetHi32
Returns a 32-but high part of a 64-bit offset or absolute address. \note This function is UNSAFE and returns garbage if `isOffset64Bit()` returns fal
src/qengine/extern/asmjit/core/operand.h:1348
↓ 3 callersFunctiononLoadReg
Emits a load from [VirtReg/WorkReg]'s spill slot to a physical register and makes it assigned and clean.
src/qengine/extern/asmjit/core/ralocal_p.h:207
↓ 3 callersMethodor_
Performs a logical bitwise OP between bits specified in this array and bits in `other`. If `other` has less bits than `this` then all remaining bits a
src/qengine/extern/asmjit/core/zonevector.h:612
↓ 3 callersMethodpadEnd
src/qengine/extern/asmjit/core/string.cpp:238
↓ 3 callersFunctionpaddingFromOptions
src/qengine/extern/asmjit/core/formatter_p.h:19
← previousnext →501–600 of 3,256, ranked by callers