* @brief Return a vector of interleaved RGBA data. * * Input vectors have the value stored in the bottom 8 bits of each lane, * with high bits set to zero. * * Output vector stores a single RGBA texel packed in each lane. */
| 1180 | * Output vector stores a single RGBA texel packed in each lane. |
| 1181 | */ |
| 1182 | ASTCENC_SIMD_INLINE vint4 interleave_rgba8(vint4 r, vint4 g, vint4 b, vint4 a) |
| 1183 | { |
| 1184 | #if !defined(ASTCENC_BIG_ENDIAN) |
| 1185 | return r + lsl<8>(g) + lsl<16>(b) + lsl<24>(a); |
| 1186 | #else |
| 1187 | return a + lsl<8>(b) + lsl<16>(g) + lsl<24>(r); |
| 1188 | #endif |
| 1189 | } |
| 1190 | |
| 1191 | /** |
| 1192 | * @brief Store a single vector lane to an unaligned address. |
nothing calls this directly
no outgoing calls
no test coverage detected